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Abstract. In this paper, we address the problem of high-level exploration
of Network-on-Chip (NoC) architectures to early evaluate power/performan-
ce trade-o®s. The main goal of this work is to propose a methodology sup-
ported by a design framework (namely, PIRATE) to generate and to simu-
late a con¯gurable NoC{IP core for the power/performance exploration of
the on-chip interconnection network. The NoC{IP core is composed of a set
of parameterized modules, such as interconnection elements and switches,
to form di®erent on-chip micro-network topologies. The proposed frame-
work has been applied to explore several network topologies by varying the
workload and to analyze a case study designed for cryptographic hardware
acceleration in high performance web server systems.
1 Introduction
Designing complex System-On-Chip (SoC) solutions, such as multi-processors (MPs)
or network processors, requires a °exible platform-based approach for both hard-
ware and software sides of embedded architectures. The growing di®usion of MP{
SoC embedded applications based on the platform-based design approach requires
a °exible tuning framework to assist the phase of Design Space Exploration (DSE).
The overall goal of the DSE phase is to optimally con¯gure the parameterized MP{
SoC platform in terms of both energy and performance requirements depending on
the target application. MP{SoC hardware platforms are usually built around a net-
work centric architecture interconnecting a set of processors and IP (Intellectual
Property) cores to the memory subsystem and I/O interfaces. The communication
infrastructure can connect up to tens of master and slave IP nodes through the net-
work architecture. In this scenario, the target architecture is based on the Network-
on-Chip (NoC) approach [1], where on-chip communication represents the core of
the overall system design methodology and it can be speci¯ed somewhat indepen-
dently of the modules composing the platform. The design of high-performance,
reliable, and energy e±cient interconnect-oriented MP{SoCs raises new challenges
in terms of design methodologies. A simulator to estimate performance, while vary-
ing network parameters, faces only one aspect of the architectural exploration at
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need a high-level simulator and a power estimator to dynamically evaluate accurate
power/performance trade-o®s. This is especially necessary because the interconnec-
tion network accounts for a signi¯cant fraction of the whole energy consumed by
the SoC, and this fraction is expected to grow in the next future [2] due to the
growing complexity of packet routing and transaction management policies.
In this paper, we address the problem of the power/performance exploration
of the NoC architectural design space at the system-level. The main goal is to
support the exploration and optimization of network-centric on-chip architectures
from the early stages of the design °ow, when only the high-level description of the
system can be used to simulate the timing and power behavior, and any other de-
tailed information of the system will be known after the synthesis and optimization
phases.
In particular, we propose a methodology to generate and to simulate a con¯g-
urable NoC{IP architecture to support the e±cient yet accurate exploration of the
interconnection system of a SoC. Starting from the system-level speci¯cation of the
interconnection network, the proposed framework supports the generation of a con-
¯gurable system-level model described in SystemC to dynamically pro¯le the given
application. A set of power models are dynamically plugged-in in the simulator to
provide accurate and e±cient power ¯gures for the di®erent architectures.
The proposed framework has been used to explore two di®erent design scenarios.
First, we discuss the results obtained by the exploration of di®erent NoC topologies
by varying the workload. Second, we present the results obtained by applying the
proposed methodology to a case study: An on-chip cryptographic accelerator for
high performance web server systems.
The rest of the paper is organized as follows. A review of the most signi¯cant
works appeared in literature to support the design of NoC architectures is reported
in Section 2. The proposed design exploration framework is described in Section 3.
Section 4 discusses the experimental results carried out to evaluate the accuracy and
e±ciency of the proposed framework, while some concluding remarks and future
directions of the work have been outlined in Section 5.
2 Background
Many on-chip micro-network architectures and protocols have been recently pro-
posed in literature, in some cases focusing on speci¯c system con¯gurations and
application classes. The SPIN Micronetwork [3] represents a on-chip micro-network
based on deterministic routing. The Silicon Backplane Micronetworks [4] based on
a shared-medium bus and time-division multiplexing o®ers an example of trans-
port layer issues in micro-network design. The Octagon on-chip communication
architecture for OC-768 Network Processors has been proposed in [5].
The design of high-performance, reliable, and energy e±cient interconnect-
oriented MP{SoCs raises new challenges in terms of design methodologies ( [1], [6]).
Low-level power estimation tools (such as Synopsys Power Compiler) require syn-
thesized RTL descriptions. Although these tools provide good levels of accuracy,
they require long simulation time, becoming an unfeasible alternative for complex
MP-SoCs. The exploration of MP-SoCs requires architectural-level power and per-
formance simulators such as SimpleScalar [7], Wattch [8], and Platune [9]. A set
of system level power optimization tools have been presented in [10].PIRATE: A Framework for Power/Performance Exploration 3
In this direction, the Orion approach [11] consists of a power-performance in-
terconnection network simulator to explore power-performance trade-o®s at the
architectural level. The framework can generate a simulator starting from a micro-
architectural speci¯cation of the interconnection network. In the Orion approach,
a set of architectural-level parameterized power equations have been de¯ned to
model the main modules of the interconnection network (such as FIFO bu®ers,
crossbars, and arbiters) in terms of estimated switch capacitances to support dy-
namic simulation.
Power models for on{chip interconnection architectures have been recently pro-
posed in literature. A survey of energy e±cient on-chip communication techniques
has been recently presented in [2]. Techniques operating at di®erent levels of the
communication design hierarchy have been surveyed, including circuit{level, archite-
cture{level, system{level, and network{level. Patel et al. [12] focused on the need to
model power and performance in interconnection networks for multiprocessor de-
sign, and they proposed a power model of routers and links. An estimation frame-
work to model the power consumption of switch fabrics in network routers has
been proposed in [13]. The work introduces di®erent modelling methodologies for
node switches, internal bu®ers and interconnect wires for di®erent switch fabric
architectures under di®erent values of tra±c throughput. The proposed modelling
and simulation framework is limited only to switch fabrics. More recently, the same
authors introduced in [14] a packetized on{chip communication power model for
multiprocessors network design.
3 PIRATE NoC{IP Architecture
PIRATE is a Network-on-Chip IP core composed of a set of parameterizable in-
terconnection elements and switches connected by di®erent topologies. The switch
architecture is based on a crossbar topology, where the (N £ N) network connects
the N input FIFO queues with N output FIFO queues. The number of each input
(output) FIFO queue is con¯gurable as well as queue length. The incoming pack-
ets are stored in the corresponding input queue, then, the packets are forwarded
to the destination output queue. The I/O queues and the crossbar are controlled
by the Switch Controller, that includes a static routing table and the arbitration
logic. The PIRATE switch is a synchronous element requiring a one-cycle delay for
each hop. The switch is based on wormhole routing and static routing de¯ned by
a routing table customized by the designer.
The design of PIRATE NoC{IP is supported by an automatic framework.
3.1 PIRATE Design Framework
The main goal of the PIRATE framework is the exploration of the design space
to de¯ne the optimal con¯guration of the interconnection system for the target
application. The PIRATE framework is mainly composed of the following modules:
{ Generator of synthetizable Verilog RTL model for the con¯gurable NoC{IP
core;
{ Automatic power characterization °ow;
{ Cycle-based SystemC simulation model for dynamic pro¯ling of power and
performance.4 G. Palermo and C. Silvano
Synthesizable RTL Generator This module consists of an automatic generator
of the Verilog RTL description of the generic PIRATE NoC con¯guration. The
module receives as input a con¯guration ¯le describing the micro-architectural
parameters and the structure of the network. In the con¯guration ¯le the designer
can specify the following set of parameters:
{ Switch Architecture: The switch architecture is parametric in terms of number
and length of I/O queues and interconnection width;
{ Network Topology: A set of parameters de¯nes the interconnection topology
of the switches in the network. The explored standard network topologies are:
Ring, Double Ring, Mesh, Cube, Binary-Tree, and Octagon. Other network
topologies can be generated ad hoc to optimize the target architecture;
{ Connections Encoding: The information °owing through the network can be
encoded. Using this set of parameters the designer can insert standard encod-
ing/decoding techniques;
{ Information Flow in the NoC: The routing mechanism in the switches is based
on a static routing table. The designer can customize the routing table for each
switch to balance and to optimize the tra±c in the network.
Power Characterization Flow A methodology to automatically create the
power models of the PIRATE NoC{IP has been de¯ned and implemented to dy-
namically pro¯le at system-level the power behavior of each module of the intercon-
nection system. The methodology is based on the power characterization of each
parameterized module of the interconnection system (i.e. switch, encoder/decoder,
etc.). For each module, at the end of the characterization °ow, we automatically
generate the corresponding analytical model based on its design space parameters
and the tra±c information derived from simulation.
We de¯ne the design space as the set of all the feasible architectural implemen-
tations of a module. A possible con¯guration of the target module is mapped to a
generic point in the design space as the vector a 2 A, where A is the architectural
space de¯ned as A = Sp1 £:::Spl :::£Spn where Spl is the ordered set of possible
con¯gurations for parameter pl and "£" is the cartesian product. To exemplify
our method, let us consider the power model of the switch. According to [13], our
power model of the switch is dependent on tra±c and design space parameters:
PSW(A;TR) = B0(A) + B1(A) £ TR (1)
where TR is the tra±c factor, A is the architectural space de¯ned above and B0;B1
are the model coe±cients.
Due to its con¯gurability, the NoC IP core spans a very large design space A
and this causes the impossibility to characterize each con¯guration, since each point
to be characterized requires an RTL synthesis and a variable number of gate-level
simulations and power estimations. To reduce the number of con¯gurations to be
characterized, our approach is based on the fundamental theories of the statistical
design of experiments (DoE) [15] [16].
Figure 1 shows the proposed automatic power characterization °ow. It is based
on the standard Synopsys [17] gate-level power estimation °ow (dark grey) and it
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{ Design of Experiments: This phase concerns the planning of the experiments
before synthesis and simulation of each module. It consists of the sampling of
the design space and the automatic generation of the RTL description of the
target module and the corresponding testbench for the following simulation
phase.
{ Standard Power Estimation Flow: This phase represents the core of the char-
acterization methodology and it is based on the Synopsys tool chain. The stan-
dard °ow receives as input the RTL description of the elements generated and,
by using the Synopsys Design Compiler tool and the target technology library,
the °ow performs the synthesis of the corresponding gate-level description. The
value for the power dissipation of the element under analysis can be obtained
after the gate-level VCS simulation (by using the input patterns automatically
generated in the previous phase of the °ow) and the power estimation by using
Design Power.
{ Empirical Model Building: This phase generates the power model of the inter-
connection elements. In the power model characterization phase, the values of
the coe±cients of the high-level model are computed by linear regression over
the set of experiments given during the DoE. The phase receives as input the
power estimation values of a point in the design space for the given stimuli. By
using this information, the °ow can choose to re-simulate and to re-estimate
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Fig.1. The proposed power characterization °ow6 G. Palermo and C. Silvano
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Fig.2. Scatter plot of power estimated by our model with respect to power estimated by
Synopsys Design Power for the switch design space.
the power of the element with other input stimuli to obtain a more accurate
modelling [16]. The derived power model is then inserted in the power library.
The proposed methodology is technology-dependent, thus providing very accu-
rate models. Currently, the STMicroelectronics 0:18 ¹m HCMOS8 technology is
used. The validation results are shown in Figure 2 to evaluate the accuracy of the
power model of the switch given in Equation (1). The scatter plot compares the
power estimates obtained by our method and those obtained by using Synopsys
Design Power. In the scatter plot, the points are very close to the diagonal, with a
standard deviation within 5%.
Cycle-based Simulation Model The PIRATE NoC{IP simulation model has
been developed at system-level by using SystemC 2:0 [18]. The model has been de-
veloped at Bus Cycle Accurate (BCA) level, therefore providing cycle-based accu-
rate timing information and power estimates. The model is completely con¯gurable
in terms of NoC micro-architectural parameters, such as network topology, number
of masters/slaves for each switch, length of input/output queues for each switch.
Basically, the simulator receives as input the same con¯guration ¯le used to create
the synthesizable RTL description of the network and it generates the simulatable
interconnection module described in SystemC.
The power models obtained by the automatic characterization °ow presented
above have been plugged in the system-level simulation model to perform a fast
power-performance exploration of the NoC system based on dynamic pro¯ling.
From one side, the system-level simulation can guarantee the e±ciency during
the exploration phase, from the other side, the plug-in of power models estimated
at gate-level can guarantee the accuracy. The network simulator can support two
types of power analysis: Static Analysis, providing the total average power for the
target application, and Dynamic Analysis, providing a cycle-accurate power and
performance pro¯ling.PIRATE: A Framework for Power/Performance Exploration 7
4 Experimental Results
In this section, we show how the PIRATE framework can be used for a fast system-
level exploration of power performance trade-o®s of on-chip micro networks. Two
di®erent exploration scenarios have been analyzed.
First, we discuss the experimental results obtained by the exploration of the
power/performance e®ects of di®erent tra±c patterns to the parameterizable NoC{
IP. The exploration compares di®erent network topologies. Second, we present
the results obtained by applying the proposed methodology to the exploration
of the CryptoSoC case study: An on-chip cryptographic accelerator for high per-
formance web server systems based on SSL/TLS protocol. CryptoSoC has been
developed in the MEDEAplus A304 project. In this case, the exploration ana-
lyzes power/performance trade-o®s for di®erent architectural con¯gurations of the
modules composing the NoC{IP, given the representative workload of the target
network application.
4.1 Exploration of NoC Topologies
The average power and latency associated with the parameterizable NoC{IP have
been analyzed by varying the packet injection rates. We simulated and compared
¯ve di®erent network topologies connecting 8 nodes throughout the NoC{IP: Oc-
tagon, Cube, Double-Ring, Mesh, and Binary-Tree. For all topologies, the simulator
generates uniformly distributed random tra±c: each node injects packets in the net-
work uniformly to random node destinations following the Poisson distribution for
the injection time.
For di®erent network topologies, Figure 3 and Figure 4 respectively show the
average packet latency and the average network power with respect to the average
packet injection rate. In both ¯gures, a higher number of sample points for high
values of average packet injection rates have been evaluated to ¯nd the saturation
points with more accuracy. A similar trend can be noted for all topologies, but with
a di®erent behavior before with respect to after the corresponding saturation point.
The behavior before saturation shows the average packet latency slightly increasing
as the workload varies from 0 to 0:2, and almost constant for workload from 0:2 to
0:75. The average network power increases proportionally with the workload in the
range from 0 to 0:75. After the saturation point, the average packet latency grows
rapidly, while the average power remains constant or slightly decreases, because the
network cannot handle a higher packet injection rate. Octagon and Cube topologies
outperform the other topologies in terms of both latency and power for all workload
values, and they tend to saturate for workload values close to 1. The Binary-Tree
presents the early saturation point for latency (around 0:75), and Double-Ring and
Mesh topologies also early saturate (around 0:85 and 0:9 respectively). A similar
behavior can be noted for the average power.
4.2 Exploration of CryptoSoC Architecture
The CryptoSoC architecture (shown in Figure 5) is composed of the following mod-
ules: Public Keys (PK) Cache, Sessions Keys (SK) Cache, Initialization Vectors
(IV) Cache, Hashing Function State (ST) Cache, Hashing Module SHA, Crypto-
graphic Module RC4, RSA Module, and the Packet In/Out Bu®ers to interface8 G. Palermo and C. Silvano
0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1
10
0
10
1
10
2
10
3
Average Packet Injection Rate [packet/cycle/node]
A
v
e
r
a
g
e
 
P
a
c
k
e
t
 
L
a
t
e
n
c
y
 
[
C
y
c
l
e
]
Octagon
Cube
Double−Ring
Mesh
Binary−Tree
Fig.3. Average packet latency with respect to average packet injection rate for di®erent
network topologies of the PIRATE NoC{IP
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Fig.4. Average network power with respect to average packet injection rate for di®erent
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the PCI System Bus. In this case, the exploration analyzes power/performance
trade-o®s for di®erent micro-architectural network topologies given a representa-
tive workload of the target network application. Furthermore, we explored a custom
network topology designed for the CryptoSoC architecture based on a dynamic pro-
¯ling of the application information °ow to eliminate switch congestions.
Table 1 reports the average packet latency and the average network power
for di®erent network topologies, given the workload for the target application.
The analyzed standard topologies are Octagon, Cube, Double-Ring, and Mesh,
while the last row reports the ad hoc optimized topology. The ad hoc topology
slightly outperforms the other standard topologies for both average network power
and packet latency. Among the standard topologies, the Double-Ring topology
presents the lower average network power due to its simple structure. Due to the
low workload of the target application, the average packet latency of the Double-
Ring is similar to the more complex Octagon topology.
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Fig.5. The CryptoSoC Architecture
Table 1. Comparison of di®erent network topologies for the CryptoSoC architectures in
terms of average packet latency and average network power.
Topology Avg. Packet Avg. Network
Latency [Cycle] Power[mW]
Octagon 2.80 16.19
Cube 3.22 16.30
Double-Ring 2.87 14.92
Mesh 2.92 16.18
Ad-Hoc 2.10 14.05
5 Conclusions
In this paper, we propose a design framework to generate and to simulate a con¯g-
urable NoC{IP core to support the fast exploration of the on-chip interconnection
network for MP{SoC applications. The NoC{IP is composed of a set of a parame-
terized switches to form di®erent network topologies. The proposed framework has
been applied to explore the power/performance e®ects of di®erent di®erent net-
work topologies at varying tra±c patterns. Furthermore, we applied the proposed
framework to a case study, an on-chip cryptographic hardware accelerator for high10 G. Palermo and C. Silvano
performance web server systems. Future work is directed towards the plug-in of
the PIRATE NoC{IP into a high-level domain-speci¯c °exible MP{SoC platform
oriented towards networking applications and supporting quality of service.
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